

Chapter 5: Number Representations and Arithmetic Circuits

- Digital circuits often need to perform arithmetic functions on numbers.
- Numbers are represented by sets of bits e.g. decimal 5 is equal to binary 101.

July 2000

Univ. of Stellenbosch - Digital Systems 144

118

5.1 Positional Number Representation

- 5.1.1 Unsigned numbers
 - Decimal (base-10 or radix-10) (Afr: grondtal)
 - Binary (base-2)
 - LSB: least significant bit
 - MSB: most significant bit
 - Nibble = 4 bits
 - Byte = 8 bits
 - Word = 16 or 32 bits

July 2000

Univ. of Stellenbosch - Digital Systems 144

119

5.1.2 Conversion between decimal and binary numbers

- Binary to decimal: Add each bit multiplied with its positional weight
- Decimal to binary: see figure 5.1

July 2000

Univ. of Stellenbosch - Digital Systems 144

120

Convert $(857)_{10}$

		Remainder	
$857 \div 2$	=	428	1
$428 \div 2$	=	214	0
$214 \div 2$	=	107	0
$107 \div 2$	=	53	1
$53 \div 2$	=	26	1
$26 \div 2$	=	13	0
$13 \div 2$	=	6	1
$6 \div 2$	=	3	0
$3 \div 2$	=	1	1
$1 \div 2$	=	0	1

Result is $(1101011001)_2$

July 2000

Figure 5.1 Conversion from decimal to binary

121

5.1.3 Octal and Hexadecimal representations

- See Table 5.1

July 2000

Univ. of Stellenbosch - Digital Systems 144

122

Decimal	Binary	Octal	Hexadecimal
00	0000	00	00
01	0001	01	01
02	0010	02	02
03	0011	03	03
04	0100	04	04
05	0101	05	05
06	0110	06	06
07	0111	07	07
08	1000	10	08
09	1001	11	09
10	1010	12	0A
11	1011	13	0B
12	1100	14	0C
13	1101	15	0D
14	1110	16	0E
15	1111	17	0F
16	10000	20	10
17	10001	21	11
18	10010	22	12

July 2000

Table 5.1 Numbers in different systems

123


5.2 Addition of Unsigned Numbers

- Half adder
- See figure 5.2

July 2000

Univ. of Stellenbosch - Digital Systems 144

124



x	y	Carry c	Sum s
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

(b) Truth table



July 2000

Figure5.2 Half-adder

125

Exclusive-OR gates

- $F = x \oplus y = x'y + xy'$
- Exclusive-NOR (XNOR) (coincidence operator):
- $F = (x \oplus y)' = (x'y + xy)'$
= x (circle with dot inside) y

July 2000

Univ. of Stellenbosch - Digital Systems 144

126

$$\begin{array}{r}
 X = x_4x_3x_2x_1x_0 \\
 + Y = y_4y_3y_2y_1y_0 \\
 \hline
 S = s_4s_3s_2s_1s_0
 \end{array}
 \begin{array}{r}
 01111 \\
 01010 \\
 \hline
 11110 \\
 11001
 \end{array}
 \begin{array}{l}
 (15)_{10} \\
 (10)_{10} \\
 \text{Generated carries} \\
 (25)_{10}
 \end{array}$$

July 2000

Figure 5.3 An example of addition

127



Full adder

- Same as half-adder but with carry-input added

July 2000

Univ. of Stellenbosch - Digital Systems 144



128



July 2000

Figure5.4 Full-adder


129



5.3 Example

- Multiplier (see figure 5.7)


July 2000 Univ. of Stellenbosch - Digital Systems 144 132



5.3 Signed Numbers

- 5.3.1 Negative numbers
 - Sign bit
 - Integer representation (see figure 5.8)

July 2000 Univ. of Stellenbosch - Digital Systems 144 134



Formats (see Table 5.2)

- Sign-and-magnitude
- 1's complement
- 2's complement

July 2000

Univ. of Stellenbosch - Digital Systems 144

136

$b_3b_2b_1b_0$	Sign and magnitude	1's complement	2's complement
0111	+7	+7	+7
0110	+6	+6	+6
0101	+5	+5	+5
0100	+4	+4	+4
0011	+3	+3	+3
0010	+2	+2	+2
0001	+1	+1	+1
0000	+0	+0	+0
1000	-0	-7	-8
1001	-1	-6	-7
1010	-2	-5	-6
1011	-3	-4	-5
1100	-4	-3	-4
1101	-5	-2	-3
1110	-6	-1	-2
1111	-7	-0	-1

July 2000

Table 5.2 Interpretation of four-bit signed integers

137

Addition

- 1's complement addition (figure 5.9)
- 2's complement addition (figure 5.10)
- 2's complement subtraction (figure 5.11)

July 2000

Univ. of Stellenbosch - Digital Systems 144

138

$$\begin{array}{r}
 (+5) \quad 0101 \\
 + (+2) \quad +0010 \\
 \hline
 (+7) \quad 0111
 \end{array}
 \qquad
 \begin{array}{r}
 (-5) \quad 1010 \\
 + (+2) \quad +0010 \\
 \hline
 (-3) \quad 1100
 \end{array}$$

$$\begin{array}{r}
 (+5) \quad 0101 \\
 + (-2) \quad +1101 \\
 \hline
 (+3) \quad 10010 \\
 \quad \leftarrow 1 \\
 \hline
 \quad 0011
 \end{array}
 \qquad
 \begin{array}{r}
 (-5) \quad 1010 \\
 + (-2) \quad +1101 \\
 \hline
 (-7) \quad 10111 \\
 \quad \leftarrow 1 \\
 \hline
 \quad 1000
 \end{array}$$

July 2000

Figure 5.9 Examples of 1's complement addition

139

$$\begin{array}{r}
 (+5) \quad 0101 \\
 + (+2) \quad +0010 \\
 \hline
 (+7) \quad 0111
 \end{array}
 \qquad
 \begin{array}{r}
 (-5) \quad 1011 \\
 + (+2) \quad +0010 \\
 \hline
 (-3) \quad 1101
 \end{array}$$

$$\begin{array}{r}
 (+5) \quad 0101 \\
 + (-2) \quad +1110 \\
 \hline
 (+3) \quad 10011 \\
 \quad \uparrow \\
 \quad \text{ignore}
 \end{array}
 \qquad
 \begin{array}{r}
 (-5) \quad 1011 \\
 + (-2) \quad +1110 \\
 \hline
 (-7) \quad 11001 \\
 \quad \uparrow \\
 \quad \text{ignore}
 \end{array}$$

July 2000

Figure 5.10 Examples of 2's complement addition

140


$$\begin{array}{r}
 (+5) \quad 0101 \\
 - (+2) \quad -0010 \\
 \hline
 (+3) \quad 0101 \\
 \quad \Rightarrow \\
 \quad 0101 \\
 \quad \uparrow \\
 \quad \text{ignore}
 \end{array}
 \qquad
 \begin{array}{r}
 (-5) \quad 1011 \\
 - (+2) \quad -0010 \\
 \hline
 (-7) \quad 1011 \\
 \quad \Rightarrow \\
 \quad 1011 \\
 \quad \uparrow \\
 \quad \text{ignore}
 \end{array}$$

$$\begin{array}{r}
 (+5) \quad 0101 \\
 - (-2) \quad -1110 \\
 \hline
 (+7) \quad 0101 \\
 \quad \Rightarrow \\
 \quad 0101 \\
 \quad \uparrow \\
 \quad \text{ignore}
 \end{array}
 \qquad
 \begin{array}{r}
 (-5) \quad 1011 \\
 - (-2) \quad -1110 \\
 \hline
 (-3) \quad 1011 \\
 \quad \Rightarrow \\
 \quad 1011 \\
 \quad \uparrow \\
 \quad \text{ignore}
 \end{array}$$

July 2000

Figure 5.11 Examples of 2's complement subtraction

141



July 2000 Figure 5.12 Graphical interpretation of four-bit 2's complement numbers 142


5.3.3 Adder and subtractor unit

- See figure 5.13

July 2000

Univ. of Stellenbosch - Digital Systems 144

143



July 2000

Figure 5.13 Adder/subtractor unit

144

5.3.4 Radix-Complement Schemes

- Radix 2:
- 1's complement of P is $K = (2^n - 1) - P$
- 2's complement of P is $K = 2^n - P$
- Also applicable to other radix values e.g. 10
– (See 5.3.4 for examples)

July 2000

Univ. of Stellenbosch - Digital Systems 144

145

5.3.5 Arithmetic overflow

- When the result of addition or subtraction exceeds the range -2^{n-1} to $2^{n-1} - 1$, then an arithmetic overflow (Afr: rekenkundige oorvloei) occurs.
- Overflow of the magnitude bits, together with the sign bit, should be taken into account.
- See figure 5.14 for more details.

July 2000

Univ. of Stellenbosch - Digital Systems 144

146

$(+7)$	0 1 1 1	(-7)	1 0 0 1
$+(+2)$	+ 0 0 1 0	$+(+2)$	+ 0 0 1 0
$(+9)$	1 0 0 1	(-5)	1 0 1 1
	$c_4 = 0$		$c_4 = 0$
	$c_3 = 1$		$c_3 = 0$
$(+7)$	0 1 1 1	(-7)	1 0 0 1
$+(-2)$	+ 1 1 1 0	$+(-2)$	+ 1 1 1 0
$(+5)$	1 0 1 0 1	(-9)	1 0 1 1 1
	$c_4 = 1$		$c_4 = 1$
	$c_3 = 1$		$c_3 = 0$

July 2000

Figure 5.14 Examples of determination of overflow

147

5.3.6 Performance issues

- Price/performance ratio (Afr: Prys/werkverrigting verhouding) is important in a design.
- Speed performance of a circuit is dominated by the *critical path* delay.

July 2000

Univ. of Stellenbosch - Digital Systems 144

148

5.4 Fast Adders

- Main disadvantage of the ripple adder is the long delay of the carry that propagates through all the bits.
- Carry-Lookahead Adder reduces this delay.

July 2000

Univ. of Stellenbosch - Digital Systems 144

149

5.4.1 Carry-Lookahead Adder

- From 5.4b:
 - $c_{i+1} = x_i y_i + x_i c_i + y_i c_i = x_i y_i + (x_i + y_i) c_i$
 - $c_{i+1} = g_i + p_i c_i$
 - Where $g_i = x_i y_i$ and $p_i = x_i + y_i$
 - g = generate, p = propagate

July 2000

Univ. of Stellenbosch - Digital Systems 144

150

- Expanding these equations gives:
 - $c_{i+1} = g_i + p_i(g_{i-1} + p_{i-1}c_{i-1})$
 $= g_i + p_i g_{i-1} + p_i p_{i-1} c_{i-1}$
 - This expression implies a two level AND-OR circuit for a fast determination of c_{i+1}
 - An adder based on this expression is called a *carry-lookahead adder*.

July 2000

Univ. of Stellenbosch - Digital Systems 144

151




Figure 5.15 A ripple-carry adder with generate/propagate signals

152




Figure 5.16 The first two stages of a carry-lookahead adder

153

5.6 Multiplication

- Multiplication by 2 is the same as shifting to the left.
- Division by 2 is the same as shifting to the right.
- General Multiplication – the same as multiplication by hand (Afr: Lang vermenigvuldiging)

July 2000

Univ. of Stellenbosch - Digital Systems 144

154

```

Multiplicand M    (14)      1 1 1 0
Multiplier Q    (11)      x 1 0 1 1
-----
                      1 1 1 0
                      1 1 1 0
                      0 0 0 0
                      1 1 1 0
-----
Product P        (154)    1 0 0 1 1 0 1 0
    
```

(a) Multiplication by hand

```

Multiplicand M    (11)      1 1 1 0
Multiplier Q    (14)      x 1 0 1 1
-----
Partial product 0             1 1 1 0
+ Partial product 1           1 1 1 0
-----
Partial product 1             1 0 1 0 1
+ Partial product 2           0 0 0 0 0
-----
Partial product 2             0 1 0 1 0
+                             1 1 1 0 0
-----
Product P          (154)    1 0 0 1 1 0 1 0
    
```

(b) Multiplication for implementation in hardware

July 2000

Figure5.32 Multiplication of unsigned numbers

155

5.6.2. Multiplication of Signed Numbers

- Sign extension
 - For positive numbers, add zeroes
 - For negative numbers, add ones

July 2000

Univ. of Stellenbosch - Digital Systems 144

156

```

Multiplicand M    (+14)      0 1 1 1 0
Multiplier Q    (+11)      x 0 1 0 1 1
-----
Partial product 0             0 0 1 1 1 0
+ Partial product 1           0 0 1 1 1 0
-----
Partial product 1             0 1 0 1 0 1
+ Partial product 2           0 0 0 0 0 0
-----
Partial product 2             0 0 0 1 0 1 0
+ Partial product 3           0 0 1 1 1 0 0
-----
Product P          (+154)    0 0 1 0 0 1 1 0 1 0
    
```

(a) Positive multiplicand

```

Multiplicand M    (-14)      1 0 0 1 0
Multiplier Q    (+11)      x 0 1 0 1 1
-----
Partial product 0             1 1 1 0 0 1 0
+ Partial product 1           1 1 0 0 1 0 0
-----
Partial product 1             1 1 0 1 0 1 1
+ Partial product 2           0 0 0 0 0 0 0
-----
Partial product 2             1 1 1 0 1 0 1
+ Partial product 3           1 1 0 1 1 0 0
-----
Product P          (-154)    1 1 0 1 1 0 0 1 1 0
    
```

(b) Negative multiplicand

July 2000

Figure5.34 Multiplication of signed numbers

157


5.7 Other Number Representations

- Fixed Point
 - $B = b_{n-1}b_{n-2}...b_1b_0.b_{-1}b_{-2}...b_k$
 - Addition and Subtraction works as for integers.
 - Small range
- Floating Point
 - $FN = Mantissa * R^{\text{exponent}}$
 - IEEE Single and Double
 - Arithmetic operations complex

July 2000

Univ. of Stellenbosch - Digital Systems 144

158



July 2000

Figure 5.35 IEEE standard floating-point formats

159

5.7.3. Binary Coded Decimal

- Marriage between decimal and binary – Each decimal digit is represented by one nibble (4 bits).
- BCD uses 10 out of the possible 16 combinations of four bits. The remaining 6 are invalid.
- Pro – Convenient for characters display purposes
- Con – Complex circuits and under-utilised code space.

July 2000

Univ. of Stellenbosch - Digital Systems 144

160

Decimal digit	BCD code
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001

July 2000

Table 5.3 Binary-coded decimal digits

161

BCD Addition

- Add each digit (4 bits, or nibble) as ordinary binary. Let $Z = X + Y$ with X and Y being BCD digits.
- If $Z \leq 9$ then no adjustment is needed.
- If $Z > 9$ then 6 must be added to correct the digit and a carry must be brought over to the next BCD digit.

July 2000

Univ. of Stellenbosch - Digital Systems 144

162


$$\begin{array}{r}
 X \quad 0111 \quad 7 \\
 + Y \quad + 0101 \quad + 5 \\
 \hline
 Z \quad 1100 \quad 12 \\
 \quad + 0110 \\
 \hline
 \text{carry} \rightarrow 10010 \\
 \quad \quad \quad S = 2
 \end{array}$$

$$\begin{array}{r}
 X \quad 1000 \quad 8 \\
 + Y \quad + 1001 \quad + 9 \\
 \hline
 Z \quad 10001 \quad 17 \\
 \quad + 0110 \\
 \hline
 \text{carry} \rightarrow 10111 \\
 \quad \quad \quad S = 7
 \end{array}$$

July 2000

Figure 5.36 Addition of BCD digits

163



July 2000

Figure 5.37 Block diagram for a one-digit BCD adder

164

5.8. ASCII Character Code

- American Standard Code for Information Interchange
- Allows different computer systems to exchange text documents.
- Standard specifies 7 bits – the 8th is often used for parity.

July 2000

Univ. of Stellenbosch - Digital Systems 144

165

Bit positions	Bit positions 05-4							
3240	000	001	010	011	100	101	110	111
0000	NUL	DEL	SPACE	0	0	0	0	0
0001	SOH	DC1	1	1	1	1	1	1
0010	STX	DC2	2	2	2	2	2	2
0011	ETX	DC3	3	3	3	3	3	3
0100	ECR	DC4	4	4	4	4	4	4
0101	ENQ	NAK	5	5	5	5	5	5
0110	ACK	SYN	6	6	6	6	6	6
0111	BEL	ETB	7	7	7	7	7	7
1000	BS	CAN	8	8	8	8	8	8
1001	FF	EM	9	9	9	9	9	9
1010	LF	SUB	10	10	10	10	10	10
1011	VT	ESC	11	11	11	11	11	11
1100	FF	FS	12	12	12	12	12	12
1101	CR	US	13	13	13	13	13	13
1110	SH	RS	14	14	14	14	14	14
1111	SE	CS	15	15	15	15	15	15

Bit positions of each format = 6 5 4 3 2 1 0

July 2000 Table 5.4 The seven-bit ASCII code 166

Parity

- Simple error checking scheme.
- One bit – the parity bit – is added and is set or cleared so that the total number of set bits in the byte is either even (even parity) or odd (odd parity)
- Use XOR function to create and check parity.

July 2000 Univ. of Stellenbosch - Digital Systems 144 167

Chapter 6 Combinational-circuit Building Blocks


- Logic circuits are used to construct building blocks for larger designs.

July 2000 Univ. of Stellenbosch - Digital Systems 144 168

6.1 Multiplexers

- A building block with a number of *data inputs*, multiplexed to one *data output*, under control of one or more *select inputs*.


July 2000 Univ. of Stellenbosch - Digital Systems 144 169




(a) Graphical symbol

s	f
0	W ₀
1	W ₁

(b) Truth table




(c) Sum-of-products circuit



(d) Circuit with transmission gates


July 2000 Figure 6.1 A 2-to-1 multiplexer 170



(a) Graphic symbol

S ₁	S ₀	f
0	0	W ₀
0	1	W ₁
1	0	W ₂
1	1	W ₃

(b) Truth table



(c) Circuit


July 2000 Figure 6.2 A 4-to-1 multiplexer 171

- For figure 6.2:
- $f = s_1's_0'w_0 + s_1's_0w_1 + s_1s_0'w_1 + s_1s_0w_2$
- The four combinations of s_1s_0 allow one of the four w 's through to the output.

July 2000


Univ. of Stellenbosch - Digital Systems 144

172



July 2000 Figure 6.3 Using 2-to-1 multiplexers to build a 4-to-1 multiplexer


173




July 2000

Figure 6.4 A 16-to-1 multiplexer

174



(a) A 2x2 crossbar switch



(b) Implementation using multiplexers

July 2000

Figure 6.5 A practical application of multiplexers


175

- Application of programmable switches and multiplexers in FPGA's.

July 2000

Univ. of Stellenbosch - Digital Systems 144

176



July 2000

Figure 6.6 Implementing programmable switches in an FPGA

177

6.1.1 Synthesis of Logic Functions Using Multiplexers


- Multiplexers can be used to implement any logic function.
- Implementation not always optimal.
- Shannon's Expansion is used by some CAD tools.

July 2000

Univ. of Stellenbosch - Digital Systems 144

178


w_1	w_2	f
0	0	0
0	1	1
1	0	1
1	1	0



(a) Implementation using a 4-to-1 multiplexer

w_1	w_2	f
0	0	0
0	1	1
1	0	1
1	1	0

(b) Modified truth table



(c) Circuit


July 2000

Figure 6.7 Synthesis of a logic function using multiplexers

179

w_1	w_2	w_3	f
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

(a) Modified truth table



(b) Circuit


July 2000

Figure 6.8 Three-input majority function

180

w_1	w_2	w_3	f
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

(a) Truth table



(b) Circuit

July 2000

Figure 6.9 Three-input XOR function

181

6.1.2 Multiplexer Synthesis Using Shannon's Expansion

- Any Boolean function $f(w_1, \dots, w_n)$ can be written in the form
- $f(w_1, w_2, \dots, w_n) = w_1' \cdot f(0, w_2, \dots, w_n) + w_1 \cdot f(1, w_2, \dots, w_n)$
- $f = w_1' \cdot f_{w_1'} + w_1 \cdot f_{w_1}$
- where $f_{w_1'}$ is called the **cofactor** (Afr: ko-faktor) of f with respect to w_1' and f_{w_1} the cofactor of f with respect to w_1 .
- See examples 6.5 and 6.6.


July 2000

Univ. of Stellenbosch - Digital Systems 144

182

w_1	w_2	w_3	f
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

(a) Truth table







(b) Circuit

July 2000


Figure 6.10 Three-input XOR function


183



6.2 Decoders


- Decoders (Afr: dekodeerders) are used to decode encoded information.
- Binary decoder (Afr: binêre dekodeerder) has n inputs and 2^n outputs – see figure 6.15. Only one output is set (true, 1) at a time – **one-hot encoded**. Example in figure 6.16.
- **Decoder trees** – see figures 6.17 and 6.18.






July 2000

190



July 2000

191



July 2000

192


Decoder applications

- Used to select memory blocks in computer structures.
- Implement a multiplexer – see figure 6.19.

Univ. of Stellenbosch - Digital Systems 144

July 2000

193



July 2000

194





Three-state buffers (chapter 3)

- Three-state (3-state) buffers (Afr: drie-toestand-buffers)
- Output can be in one of three states i.e. 0, 1 or Z.
- Z = high impedance state (hi-Z).

Univ. of Stellenbosch - Digital Systems 144

July 2000

195




6.2.1 Demultiplexers

- Opposite function of a multiplexer – n inputs and 2^n outputs.
- Transfers a source bit to one of many destinations.
- Often equivalent to a decoder – see figure 6.16.

Application of decoders



- Important application in computer memory blocks – see figure 6.21.
- Memory address, data input/output.
- ROM – read-only-memory
- PROM – programmable read-only-memory
- EPROM – erasable-programmable read-only-memory
- EEPROM – electrically-erasable-programmable read-only-memory



6.3 Encoders

- 6.3.1 Binary encoders
 - 2^n -to- n binary encoder (figure 6.22, 6.23)
 - Used to compact data (information)
- 6.3.2 Priority encoders (figure 6.24)

July 2000 Univ. of Stellenbosch - Digital Systems 144 203




w_3	w_2	w_1	w_0	y_1	y_0	z
0	0	0	0	d	d	0
0	0	0	1	0	0	1
0	0	1	x	0	1	1
0	1	x	x	1	0	1
1	x	x	x	1	1	1

July 2000 Figure 6.24 Truth table for a 4-to-2 priority encoder 206

6.4 Code Converters

- The preceding encoders and decoders are used often and are for specific codes.
- Any other code converter can be realized i.e. BCD-to-7-segment converter (figure 6.25)

July 2000 Univ. of Stellenbosch - Digital Systems 144 207



6.5 Arithmetic Comparison Circuits

- Adders, subtractors and multipliers in previous chapters.
- Comparator (figure 6.26)

July 2000 Univ. of Stellenbosch - Digital Systems 144 209

July 2000 Univ. of Stellenbosch - Digital Systems 144 210

