


Chapter 3 Implementation Technology

- To the students: Seeing that you have not yet covered transistors in your courses, the first part of this chapter is only briefly scanned. You can read though it, but the content will not be examined.

July 2000

Univ. of Stellenbosch - Digital Systems 144

64




July 2000

Figure 3.1 Logic values as voltage levels


65



(a) A simple switch controlled by the input



(b) NMOS transistor



(c) Simplified symbol for an NMOS transistor


July 2000

Figure 3.2 NMOS transistor as a switch


66



(a) A switch with the opposite behavior of Figure 3.2(a)



(b) PMOS transistor




(c) Simplified symbol for a PMOS transistor


July 2000

Figure 3.3 PMOS transistor as a switch

67



(a) NMOS transistor




(b) PMOS transistor


July 2000

Figure 3.4 NMOS and PMOS transistors in logic circuits


68



(a) Circuit diagram



(b) Simplified circuit diagram















(c) Graphical symbols







July 2000

Figure 3.5 A NOT gate built using NMOS technology

69








Optimized Implementation of Logic Functions

- 4.1 Karnaugh Map
 - Minimization of logic functions

July 2000

Univ. of Stellenbosch - Digital Systems 144

88




(a) Truth table

(b) Karnaugh map

July 2000

Figure 4.2 Location of two-variable minterms


89



July 2000

Figure 4.3 A simple logic function

90




(a) Truth table

(b) Karnaugh map


July 2000

Figure 4.4 Location of three-variable minterms

91



(a) The function of Figure 2.18



(b) The function of Figure 4.1

July 2000

Figure 4.5 Examples of three-variable Karnaugh maps

92




Figure 4.6 A four-variable Karnaugh map

July 2000

93




Figure 4.7 Examples of four-variable maps




Figure 4.8 A five-variable Karnaugh map

4.2 Strategy for Minimization

4.2.1 Terminology

- Literal: Each appearance of a variable, either uncomplemented or complemented, is called a literal e.g. $x_1 \cdot x_2' \cdot x_3$ has three literals.
- Implicant: A product term that indicates the input valuation(s) for which a given function is equal to 1 is called an implicant of the function. (see figure 4.9 with 11 implicants).

July 2000

Univ. of Stellenbosch - Digital Systems 144

96




Figure 4.9 Three-variable function $f = \sum m(0, 1, 2, 3, 7)$

Prime implicants (Afr: Priem Implikant)

An implicant is called a *prime implicant* if it cannot be combined into another implicant that has fewer literals or it is an implicant that cannot be made larger.

July 2000

Univ. of Stellenbosch - Digital Systems 144

98

Cover (Afr: Dekking)

A collection of implicants that account for all valuations for which a given function is equal to 1 is called a *cover* of that function.

In figure 4.9:

A cover consisting of minterms:

$$f = x_1' \cdot x_2' \cdot x_3' + x_1' \cdot x_2' \cdot x_3 + x_1' \cdot x_2 \cdot x_3' + x_1' \cdot x_2 \cdot x_3 + x_1 \cdot x_2 \cdot x_3$$

Another valid cover is:

$$f = x_1' \cdot x_2' + x_1' \cdot x_2 + x_2 \cdot x_3$$

The cover comprising the prime implicants is:

$$f = x_1' + x_2 \cdot x_3$$

July 2000

Univ. of Stellenbosch - Digital Systems 144

99

Cost (Afr:koste)

- A good measure of the cost is the number of gates (+ the number of inputs).
- The cost of $f = x_1 \cdot x_2' + x_3 \cdot x_4'$ is 9.

July 2000

Univ. of Stellenbosch - Digital Systems 144

100


4.2.2 Minimization Procedure

- Essential prime implicant:
 - If a prime implicant includes a minterm for which $f = 1$ that is not included in any other prime implicant, then it must be included in the cover and is called an essential prime implicant.
- Minimization steps:
 - Generate all prime implicants
 - Find the set of essential prime implicants
 - Cover non-essential PI's with minimum cost


July 2000

Univ. of Stellenbosch - Digital Systems 144


101



July 2000 Figure 4.10 Four-variable function $f = \Sigma m(2, 3, 5, 6, 7, 10, 11, 13, 14)$ 102



July 2000 Figure 4.11 The function $f = \Sigma m(0, 4, 8, 10, 11, 12, 13, 15)$ 103



July 2000 Figure 4.12 The function $f = \Sigma m(0, 2, 4, 5, 10, 11, 13, 15)$ 104


4.3 Minimization of Product-of-Sums Forms

- Group 0's in Karnaugh map in stead of 1's
- Duality principle
- Result gives NOT f.


July 2000

Univ. of Stellenbosch - Digital Systems 144

105



July 2000 Figure 4.13 POS minimization of $f = \Pi M(4, 5, 6)$ 106



July 2000 Figure 4.14 POS minimization of $f = \Pi M(0, 1, 4, 8, 9, 12, 15)$ 107

4.4 Incompletely specified functions

- Don't-care conditions (d's in Karnaugh map)
- See example in figure 4.15

July 2000 Univ. of Stellenbosch - Digital Systems 144 108





Figure 4.15 Two implementations of $f = \Sigma m(2, 4, 5, 6, 10) + D(12, 13, 14, 15)$ 109


4.5 Multiple-output Circuits

- Multiple bit outputs
- Minimize with Karnaugh map for each bit
- Combine input logic (product terms) for lower cost circuit
- See figure 4.16

July 2000 Univ. of Stellenbosch - Digital Systems 144 110






July 2000 Figure 4.16 An example of multiple-output synthesis 111



4.6 NAND and NOR logic networks

- Use De-Morgan to modify any network to one containing only NAND or only NOR gates
- See figures 4.18, 19, 20

July 2000 113
 Univ. of Stellenbosch - Digital Systems 144



- Students: Skip rest of chapter 4 for now.

July 2000 117
 Univ. of Stellenbosch - Digital Systems 144