

Fundamentals of DIGITAL LOGIC with VHDL design

- Stephen Brown and Zvonko Vranesic
- McGraw-Hill, 2000

- Slides prepared by P.J. Bakkes (2000)
(Edited in June 2003)

July 2000

Univ. of Stellenbosch - Digital Systems 144

1

Chapter 1 Design Concepts

- Read as introduction

July 2000

Univ. of Stellenbosch - Digital Systems 144

2

Chapter 2 Introduction to Logic Circuits

- Digital versus analog circuits
- Binary logic (Afr. Binêre logika)
- Switches
- 0 or 1, ON or OFF, HIGH or LOW

July 2000

Univ. of Stellenbosch - Digital Systems 144

3

2.1 Variables and Functions

- Reference figure 2.1
- Controlled switches
- Input variable controls a switch
- Logic expression e.g. $L(x) = x$ describes the output as a function of the input variable
- If $x = 0$, $L = 0$ and light is off
- If $x = 1$, $L = 1$ and light is on


July 2000

Univ. of Stellenbosch - Digital Systems 144

4



(a) Two states of a switch




(b) Symbol for a switch


July 2000

Figure 2.1 A binary switch

5



(a) Simple connection to a battery



(b) Using a ground connection as the return path

July 2000

Figure 2.2 A light controlled by a switch

6


Other functions

- Reference figure 2.3 and 2.4
- AND (Afr. EN): $L(x_1, x_2) = x_1 \cdot x_2$
- OR (Afr. OF): $L(x_1, x_2) = x_1 + x_2$
- Other: $L(x_1, x_2, x_3) = (x_1 + x_2) \cdot x_3$


July 2000

Univ. of Stellenbosch - Digital Systems 144

7



(a) The logical AND function (series connection)




(b) The logical OR function (parallel connection)

July 2000

Figure 2.3 Two basic functions

8



July 2000

Figure 2.4 A series-parallel connection

9


2.2 Inversion (Afr. Inversie)

- $L(x) = x'$
- $L(x) = !x$
- $L(x) = \text{not } x$
- If $x = 0$, $L = 1$
- If $x = 1$, $L = 0$

July 2000

Univ. of Stellenbosch - Digital Systems 144

10



July 2000

Figure 2.5 An inverting circuit

11

2.3 Truth tables (Afr. Waarheidstabelle)

- Reference figures 2.6 and 2.7
- Alternative description of a logic function for combinational circuits

July 2000

Univ. of Stellenbosch - Digital Systems 144

12

x_1	x_2	$x_1 \cdot x_2$	$x_1 + x_2$
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	1

AND OR

July 2000

Figure 2.6 A truth table for AND and OR

13

x_1	x_2	x_3	$x_1 \cdot x_2 \cdot x_3$	$x_1 + x_2 + x_3$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	0	1
1	0	0	0	1
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

July 2000

Figure 2.7 Three-input AND and OR

14

2.4 Logic gates and networks (Afr. Logiese hekke en netwerke)

- The three basic functions (AND, OR and NOT) can be combined to form logic functions of any complexity.
- They can be represented by symbols (Afr. Simbole) (figure 2.8)
- A combination of these symbols in a drawing is called a circuit diagram or a schematic (Afr. Stroombaandiagram). Figure 2.9.
- Larger circuit uses a network of gates

July 2000

Univ. of Stellenbosch - Digital Systems 144

15





Figure 2.8 The basic gates

16



July 2000

Figure 2.9 An OR-AND function

17


2.4.1 Analysis of a Logic Network

- Analysis (Afr. analise)
 - Determine the function of an existing circuit
- Synthesis (Afr. sintese)
 - Create a new circuit for an application (main task of an engineer!)
 - Optimization is important
- Reference figure 2.10a

July 2000

Univ. of Stellenbosch - Digital Systems 144

18



(a) Network that implements $f = \bar{x}_1 + x_1 \cdot x_2$

x_1	x_2	$f(x_1, x_2)$
0	0	1
0	1	1
1	0	0
1	1	1

(b) Truth table for f

July 2000

Figure 2.10 a Logic network

19


Timing diagram (Afr. tyddiagram)

- Reference figure 2.10b
- Logic variables can change rapidly with time (up to 1 GHz)


July 2000

Univ. of Stellenbosch - Digital Systems 144

20



(c) Timing diagram



(d) Network that implements $g = \bar{x}_1 + x_2$

July 2000

Figure 2.10 b Logic network

21

Functional equivalent networks

- Reference figure 2.10d
- Function g is functionally equivalent to f , but timing, cost, etc. can be different.
- Optimization of functions (later).

July 2000

Univ. of Stellenbosch - Digital Systems 144

22

2.5 Boolean Algebra

- In 1849 George Boole defined an algebraic description of processes involved in thought and reasoning.
- In the late 1930's Shannon applied this to logic circuits.
- Boolean algebra developed into a powerful tool to describe logic circuits.

July 2000

Univ. of Stellenbosch - Digital Systems 144

23

Axioms of Boolean Algebra

- $0 \cdot 0 = 0$
- $1 + 1 = 1$
- $1 \cdot 1 = 1$
- $0 + 0 = 0$
- $0 \cdot 1 = 1 \cdot 0 = 0$
- $1 + 0 = 0 + 1 = 1$
- If $x = 0$, then $x' = 1$
- If $x = 1$, then $x' = 0$

July 2000

Univ. of Stellenbosch - Digital Systems 144

24

Single variable theorems

- $x \cdot 0 = 0$
- $x + 1 = 1$
- $x \cdot 1 = x$
- $x + 0 = x$
- $x \cdot x = x$
- $x + x = x$
- $x \cdot x' = 0$
- $x + x' = 1$
- $x'' = x$

July 2000

Univ. of Stellenbosch - Digital
Systems 144

25

Duality

- Replace all 0's with 1's, all 1's with 0's, all AND's with OR's and all OR's with AND's
- More later

July 2000

Univ. of Stellenbosch - Digital
Systems 144

26

Two and three variable properties

- Commutative
 - $x \cdot y = y \cdot x$
 - $x + y = y + x$
- Associative
 - $x \cdot (y \cdot z) = (x \cdot y) \cdot z$
 - $x + (y + z) = (x + y) + z$
- Distributive
 - $x \cdot (y + z) = x \cdot y + x \cdot z$
 - $x + (y \cdot z) = (x + y) \cdot (x + z)$

July 2000

Univ. of Stellenbosch - Digital
Systems 144

27

- Absorption
 - $x + x \cdot y = x$
 - $x \cdot (x + y) = x$
- Combining
 - $x \cdot y + x \cdot y' = x$
 - $(x + y) \cdot (x + y') = x$
- $x + x' \cdot y = x + y$
- $x \cdot (x' + y) = x \cdot y$

July 2000

Univ. of Stellenbosch - Digital
Systems 144

28

DeMorgan's Theorem

- $(x \cdot y)' = x' + y'$
- $(x + y)' = x' \cdot y'$

Next page: prove by *perfect induction*

July 2000

Univ. of Stellenbosch - Digital
Systems 144

29

x	y	$x \cdot y$	$\overline{x \cdot y}$	x'	y'	$x' + y'$
0	0	0	1	1	1	1
0	1	0	1	1	0	1
1	0	0	1	0	1	1
1	1	1	0	0	0	0

LHS
RHS

July 2000

Figure 2.11 Proof of DeMorgan's theorem

30

Applying identities

- See examples 2.1 and 2.2

July 2000

Univ. of Stellenbosch - Digital Systems 144

31




Figure 2.12 The Venn diagram representation

July 2000

32




Figure 2.13 Verification of the distributive property

July 2000

33




Figure 2.14 Verification of $x \cap y + \bar{x} \cap z + y \cap z = x \cap y + \bar{x} \cap z$

July 2000

34

2.5.2 Alternative Notation

- AND: $x \wedge y$
- OR: $x \vee y$

July 2000

Univ. of Stellenbosch - Digital Systems 144

35

2.5.3 Precedence of Operators

- NOT, AND and then OR

July 2000

Univ. of Stellenbosch - Digital Systems 144

36

2.6 Synthesis using AND, OR and NOT gates

- Synthesis: generate a circuit that implements a function from specifications.
- Simple example:

July 2000

Univ. of Stellenbosch - Digital Systems 144

37

x_1	x_2	$f(x_1, x_2)$
0	0	1
0	1	1
1	0	0
1	1	1

July 2000

Figure 2.15 A function to be synthesized

38


Example

- Reference figure 2.15 and 2.16
- Concept of sum-of-products
- Simplify expression using theorems
- $f(x_1, x_2) = x_1 \cdot x_2 + x_1' \cdot x_2' + x_1' \cdot x_2$
- $= x_1 \cdot x_2 + x_1' \cdot x_2' + x_1' \cdot x_2 + x_1' \cdot x_2$
- $= x_1 \cdot x_2 + x_1' \cdot x_2 + x_1' \cdot x_2' + x_1' \cdot x_2$
- $= (x_1 + x_1') \cdot x_2 + x_1' \cdot (x_2' + x_2)$
- $= x_2 + x_1'$


July 2000

Univ. of Stellenbosch - Digital Systems 144

39



(a) Canonical sum-of-products



(b) Minimal-cost realization

July 2000

Figure 2.16 Two implementations of a function

40

Row number	x_1	x_2	x_3	Minterm	Maxterm
0	0	0	0	$m_0 = \bar{x}_1 \bar{x}_2 \bar{x}_3$	$M_0 = x_1 + x_2 + x_3$
1	0	0	1	$m_1 = \bar{x}_1 \bar{x}_2 x_3$	$M_1 = x_1 + x_2 + \bar{x}_3$
2	0	1	0	$m_2 = \bar{x}_1 x_2 \bar{x}_3$	$M_2 = x_1 + \bar{x}_2 + x_3$
3	0	1	1	$m_3 = \bar{x}_1 x_2 x_3$	$M_3 = x_1 + \bar{x}_2 + \bar{x}_3$
4	1	0	0	$m_4 = x_1 \bar{x}_2 \bar{x}_3$	$M_4 = \bar{x}_1 + x_2 + x_3$
5	1	0	1	$m_5 = x_1 \bar{x}_2 x_3$	$M_5 = \bar{x}_1 + x_2 + \bar{x}_3$
6	1	1	0	$m_6 = x_1 x_2 \bar{x}_3$	$M_6 = \bar{x}_1 + \bar{x}_2 + x_3$
7	1	1	1	$m_7 = x_1 x_2 x_3$	$M_7 = \bar{x}_1 + \bar{x}_2 + \bar{x}_3$

July 2000

Figure 2.17 Three-variable Minterms and Maxterms

41

2.6.1 Sum-of-Products and Product-of-Sums

- Introduce more formal terms
- **Minterm:** for a function of n variables, a product term in which each of the n variables appears *once*, is called a *minterm*.
- **Sum-of-Products form:** A function f can be represented by an expression that is a logical sum of sum of the minterms.
- See figure 2.17

July 2000

Univ. of Stellenbosch - Digital Systems 144

42

Row number	x_1	x_2	x_3	$f(x_1, x_2, x_3)$
0	0	0	0	0
1	0	0	1	1
2	0	1	0	0
3	0	1	1	0
4	1	0	0	1
5	1	0	1	1
6	1	1	0	1
7	1	1	1	0

July 2000

Figure 2.18 A three-variable function

43


Another example

- See figure 2.18 and 2.19
- $f(x_1, x_2, x_3) = x_1' \cdot x_2' \cdot x_3 + x_1 \cdot x_2' \cdot x_3' + x_1 \cdot x_2' \cdot x_3 + x_1 \cdot x_2 \cdot x_3'$
- This form is not minimal, but can be reduced to: $f = x_2' \cdot x_3 + x_1 \cdot x_3'$
- Alternative forms:
 - $f = \sum (m_1, m_4, m_5, m_6) = \sum m(1, 4, 5, 6)$


July 2000

Univ. of Stellenbosch - Digital Systems 144

44



(a) A minimal sum-of-products realization



(b) A minimal product-of-sums realization

July 2000

Figure 2.19 Two realizations of a function

45

Maxterms

- In stead of considering rows in the truth table for which $f = 1$, it is also possible to synthesize f considering where $f = 0$.
- This implies using the duality principle.
- Uses maxterms, which are the complements of minterms.

July 2000

Univ. of Stellenbosch - Digital Systems 144

46

Product-of-sums form

See figure 2.15

- $f' = m_2 = x_1 \cdot x_2'$
- From DeMorgan:
- $f'' = f = (x_1 \cdot x_2')' = x_1' + x_2$
- Thus $f = m_2' = M_2$ (maxterm)

July 2000

Univ. of Stellenbosch - Digital Systems 144

47

Another example

- See figure 2.18
- $f' = m_0 + m_2 + m_3 + m_7$
- $f = (m_0 + m_2 + m_3 + m_7)'$

$$= m_0' \cdot m_2' \cdot m_3' \cdot m_7' \text{ (deMorgan)}$$

$$= M_0 \cdot M_2 \cdot M_3 \cdot M_7$$

$$= (x_1 + x_2 + x_3) (x_1 + x_2' + x_3) (x_1 + x_2' + x_3')$$

$$(x_1' + x_2' + x_3') \text{ (product-of-sums)}$$

$$= \sum (M_0, M_2, M_3, M_7) = \sum M(0, 2, 3, 7)$$

July 2000

Univ. of Stellenbosch - Digital Systems 144

48

2.7 Design examples

- Design process:
 - Specification of solution to a problem in words
 - Formal specification with truth table
 - Synthesis
 - Implementation
 - Testing
 - Possible iteration

July 2000

Univ. of Stellenbosch - Digital Systems 144

49

2.7.1 Three-way light control

- Three doors in room each with switch
- One or three on switches must turn light on
- See truth table in figure 2.20
- $f = m1 + m2 + m4 + m7$
- or $f = M0 \cdot M3 \cdot M5 \cdot M6$
- See figure 2.21. For implementation

July 2000

Univ. of Stellenbosch - Digital Systems 144


50

x_1	x_2	x_3	f
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

July 2000

Figure 2.20 Truth table for a three-way light controller

51




(a) Sum-of-products realization

July 2000

Figure 2.21 SOP implementation of the three-way light controller

52



(b) Product-of-sums realization

July 2000

Figure 2.21 POS implementation of the three-way light controller

53


2.7.2 Multiplexer Circuit

- Circuit often used in digital and computer designs
- Switches one of multiple sources of data to a single destination
- See figure 2.22

July 2000

Univ. of Stellenbosch - Digital Systems 144




54



2.8 Introduction to CAD tools

- Lecturers comment: Read only at this stage
- 2.8.1 Design Entry
 - Truth table (figure 2.23)
 - Schematic entry (figure 2.24)
 - Hardware description languages (HDL)
- 2.8.2 Synthesis
- 2.8.3 Functional simulation


July 2000 Univ. of Stellenbosch - Digital Systems 144 56



2.9 Introduction to VHDL

- IEEE standard 1164
- Used for the algorithmic description of digital circuits
- Used for synthesis and simulation
- See figures 2.27 to 2.31

July 2000 Univ. of Stellenbosch - Digital Systems 144 60



```

ENTITY example1 IS
  PORT ( x1, x2, x3 : IN BIT ;
         f           : OUT BIT ) ;
END example1 ;

ARCHITECTURE LogicFunc OF example1 IS
BEGIN
  f <- (x1 AND x2) OR (NOT x2 AND x3) ;
END LogicFunc ;

```

July 2000 Figure 2.26 A simple logic function and corresponding VHDL code 61


```

ENTITY example2 IS
  PORT ( x1, x2, x3, x4 : IN BIT ;
         f, g           : OUT BIT ) ;
END example2 ;

ARCHITECTURE LogicFunc OF example2 IS
BEGIN
  f <= (x1 AND x3) OR (NOT x3 AND x2) ;
  g <= (NOT x3 OR x1) AND (NOT x3 OR x4) ;
END LogicFunc ;

```

July 2000 Figure 2.30 VHDL code for a four-input function 62



July 2000 Figure 2.31 Logic circuit for four-input function 63